

This N-Channel enhancement mode silicon gate power field effect transistor is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA17434.

Features

- 16A, 400V
- $r_{DS(ON)}=0.300 \Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Related Literature


-TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Ordering information

PART NUMBER	PACKAGE	BRAND
IRFP350	TO-247	IRFP350


NOTE: When ordering, include the entire part number.

Symbol



Packaging

JEDEC STYLE TO-247
TOP VIEW



Absolute Maximum Ratings Tc=25 , Unless Otherwise Specified

	IRFP350	UNITS
Drain to Source Voltage (Note 1).....	V _{DS}	400
Drain to Gate Voltage (R _{GS} =20KΩ)(Note 1).....	V _{DGR}	400
Continuous Drain Current.....	I _D	16
Tc=100	I _D	10
Pulsed Drain Current (Note3).....	I _{DM}	64
Gate to Source Voltage.....	V _{GS}	±20
Maximum Power Dissipation.....	P _D	180
Linear Derating Factor.....		1.44
Single Pulse Avalanche Energy Rating (Note 4).....	E _{AS}	700
Operating and Storage Temperature.....	T _J , T _{STG}	-55 to 150
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s.....	TL	300
Package Body for 10s, See Techbrief 334.....	T _{pkg}	260

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. T_J=25 to 125 .

Electrical Specifications Tc=25 , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS		
Drain to Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250μA(Figure 10)	400	-	-	V		
Gate to Threshold Voltage	V _{GS(TH)}	V _{GS} =V _{DS} , I _D =250μA	2.0	-	4.0	V		
Zero-Gate Voltage Drain Current	I _{DSS}	V _{DS} =Rated BV _{DSS} , V _{GS} =0V	-	-	25	μA		
		V _{DS} =0.8 x Rated BV _{DSS} , V _{GS} =10V,T _J =125	-	-	250	A		
On-State Drain Current (Note 2)	I _{D(ON)}	V _{DS} >I _{D(ON)} × r _{DS(ON)MAX} , V _{GS} =10V (Figure7)	16	-	-	A		
Gate to Source Leakage Current	I _{GSS}	V _{GS} =±20V	-	-	±100	nA		
Drain to Source On Resistance (Note2)	r _{DS(ON)}	V _{GS} =10V, I _D =8.9A (Figures 8,9)	-	0.250	0.300	Ω		
Forward Transconductance (Note 2)	g _{fs}	V _{DS} =2 x V _{GS} , I _D =8.0A (Figure 12)	8.0	10	-	S		
Turn-On Delay Time	t _{D(ON)}	V _{DD} =200V, I _D =16A,R _{GS} =6.2Ω, V _{GS} =10V, RL=12.3 Ω MOSFET Switching Times are Essentially Independent of Operating Temperature	-	12	18	ns		
Rise Time	tr		-	51	77	ns		
Turn-Off Delay Time	t _{D(OFF)}		-	75	110	ns		
Fall Time	tf		-	47	71	ns		
Total Gate Charge (Gate to Source + Gate to Drain)	Q _g	V _{GS} =10V, I _D =16A, V _{DS} =0.8 x Rated BV _{DSS} , IG (REF) = 1.5mA (Figure 14)	-	87	130	nC		
Gate to Source Charge	Q _{gs}	Gate Charge is Essentially Independent of Operating Temperature	-	10	-	nC		
Gate to Drain “Miller” Charge	Q _{gd}		-	33	-	nC		
Input Capacitance	C _{iSS}	V _{GS} =0V, V _{DS} =25V, f =1.0MHz (Figure 11)	-	2000	-	pF		
Output Capacitance	C _{oss}		-	400	-	pF		
Reverse-Transfer Capacitance	C _{rSS}		-	100	-	pF		
Internal Drain Inductance	LD	Measured Between the Contact Screw on Header that is Closer to Source and Gate Pins and Center of Die			-	5.0	-	nH
Internal Source Inductance		Measured from the Source Lead, 6mm (0.28in) From Header to Source Bonding Pad			-	12.5	-	nH
Junction to Case	R _{θJC}		-	-	0.70	/W		
Junction to Ambient	R _{θJA}	Free Air Operation	-	-	30	/W		

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I_{SD}	Modified Mosfet	-	-	16	A
Pulse Source to Drain Current (Note3)	I_{SDM}	Symbol Showing the Integral Reverse P-N Junction Diode	-	-	64	A
Source to Drain Diode Voltage (Note 2)	V_{SD}	$T_J=25^\circ\text{C}$, $I_{SD}=16\text{A}$, $V_{GS}=0\text{V}$ (Figure 13)	-	-	1.6	V
Reverse Recovery Time	t_{rr}	$T_J=150^\circ\text{C}$, $I_{SD}=15\text{A}$, $dI_{SD}/dt=100\text{A}/\mu\text{S}$	270	-	1300	ns
Reverse Recovered Charge	Q_{RR}	$T_J=150^\circ\text{C}$, $I_{SD}=15\text{A}$, $dI_{SD}/dt=100\text{A}/\mu\text{S}$	1.7	-	8.1	μC

Notes:

2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
3. Repetitive Rating: Pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).
4. $V_{DD}=40\text{V}$, starting $T_J=25^\circ\text{C}$, $L=5.66\text{mH}$, $R_G=50\Omega$, peak $I_{AS}=15\text{A}$.

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. OUTPUT CHARACTERISTICS




FIGURE 6. SATURATION CHARACTERISTICS




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 13. SOURCE TO DRAIN DIODE FORWARD VOLTAGE




FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS